Logic Families Voltage Translation

No Translation required for the following:

[TTL] to [TTL]

[TTL] to [CMOS with input switching at TTL levels]

[CMOS 5V] to [TTL]

Translation required for the following:

[TTL] to [CMOS*]

Pull up of 1k to 2k required

TTL outputs 2.4V to 3.3V for a high level

CMOS required 3.7 for high level.

The pull up resister increases the output voltage (of TTL driver).

[CMOS*] to [TTL]

*The translation depends on the VCC of CMOS device.

[TTL] to [ECL] / [ECL] to [TTL]

TTL to ECL (ECL to TTL) translator along with ECL termination resistors are needed.

[PECL] to [TTL] / [TTL] to [PECL]

PECL is Positive ECL

PECL to TTL (TTL to PECL) translator needed.

[PECL] to [CMOS] / [CMOS] to [PECL]

Same as above, but pull of 1k to 2k is required for CMOS.

[PECL 5V] to [LVDS 5V]

Pull up both +,- signals to 3V through 50E resistors.

[LVPECL 3.3V] to [LVDS 5V]

Pull up both +,- signals to 1.3V through 50E resistors

Signal Integrity Principles

Each interconnect is a transmission line

Forget the word ground; Think return path.

Bandwidth of a signal is the highest sine wave frequency component.

All SI formulas are definitions or approximations.

Even a two inch long trace on a PCB can affect SI.

SI problems: Timing, Noise, EMI

Noise sources:

Signal on a net: Reflections, Distortions from Impedance discontinuities

Crosstalk: Mutual Inductance, Mutual (parasitic) capacitance

Rail collapse: Voltage drop in power/ground.

EMI: A component or entire system

Impedance discontinuities: Cross section, topology, added components(via, connector, etc.)

Ways to minimize cross talk (cross talk should kept as minimum as 5%)

1) Use uniform plane as return path.

2) Spacing traces farther apart.

3) Use guard traces.

Rail-Collapse noise (Rail-bounce, Ground bounce):

Because of the impedance of the power and ground distribution, a voltage drop will occur as the IC current switches. This voltage drop means the power and ground rails have collapsed from their nominal values.

Simultaneous switching noise (SSN) or simultaneous switching output (SSO): Whenever an output pin changes state, the current it draws from its ICs 0V and power rails eventually flows through the interconnections to the PCB’s 0V and power rails. The inductance in these paths causes voltage drops that make the IC’s internal 0V and power rails ‘bounce’ with respect to the PCB rails, according to the activity of the output ports

Ways to minimize:

1) Closely placed power-ground planes with thin dielectric

2) Low inductance decaps, on-chip decaps

3) Multiple short power, ground pins in packages

Sources of EMI

1) Conversion of some differential signal into a common signal

2) Ground bounce

Ways to minimize:

1) Use shielded cables

2) Use low-impedance connections

Rise time: Time taken to go from 10% to 90% of the final value.

Mostly rise time is about 10% of clock period.

Bandwidth = 0.35*[Rise Time]

For most microprocessor, ASIC based systems rise time is 7% of clock period.

Approximately bandwidth is five times the clock frequency.

An electron travels (in a copper wire) at a speed of 1cm/s.

Time to travel down a 6” of interconnect in FR4 is about 1ns.

Ideal Square Wave

Duty cycle = 50%

Peak value = 1 V

Frequency = 1 GHz

Amplitude of nth harmonic An = 2/(n*pi)

All even harmonics are zero.

Self inductance of circular loop of wire

L = 32*R*ln(4R/D) nH

where R = radius of loop in inches

D = diameter of wire in inches

High speed digital buses

Bus	Clock Frequency
RapidIO	1 GHz
Hypertransport	800 MHz
3GIO	1.25 GHz
Serial ATA	3 GHz
SCID	1.6 GHz
Infiniband	1.25 GHz
Gigabit Ethernet	625 MHz

USB – Universal Serial Bus

USB is a polled cable bus with single-host-scheduled, token-based protocol.

Tiered-star topology: USB host is the root hub. A hub is center of a star. A star consists of point-to-point connections between [host and hub/function] or [hub and (another) hub/function].

Allowed topology: Maximum tiers = 7; Maximum non-root hubs in a tier = 5.

Data rates:

High-speed: 480 Mbps

Full-speed: 12 Mbps

Low-speed: 1.5Mbps

For effective utilization of bandwidth, full-speed and low-speed data can be transmitted at high-speed between host and hub, but transmitted between hub and device at full-speed or low-speed.

Operation: Clock is transmitted, encoded (NRZI encoding with bit stuffing) with differential data. A SYNC field precedes each packet for synchronization. The cable also carries VBUS (+5V at source) and GND to deliver power to devices. Cable with biased terminations at each end and up to seven metre length is allowed.

Most bus transactions involve the transmission of up to three packets. Each transaction begins when the Host Controller, on a scheduled basis, sends a USB packet describing the type and direction of transaction, the USB device address, and endpoint number. This packet is referred to as the “token packet.” The USB device that is addressed selects itself by decoding the appropriate address fields. In a given transaction, data is transferred either from the host to a device or from a device to the host. The direction of data transfer is specified in the token packet. The source of the transaction then sends a data packet or indicates it has no data to transfer. The destination, in general, responds with a handshake packet indicating whether the transfer was successful.

Some bus transactions between host controllers and hubs involve the transmission of four packets. These types of transactions are used to manage the data transfers between the host and full-/low- speed devices. The USB data transfer model between a source or destination on the host and an endpoint on a device is referred to as a pipe. There are two types of pipes: stream and message. Stream data has no USB-defined structure, while message data does. Additionally, pipes have associations of data bandwidth, transfer service type, and endpoint characteristics like directionality and buffer sizes. Most pipes come into existence when a USB device is configured. One message pipe, the Default Control Pipe, always exists once a device is powered, in order to provide access to the device’s configuration, status, and control information.

The transaction schedule allows flow control for some stream pipes. At the hardware level, this prevents buffers from under-run or overrun situations by using a NAK handshake to throttle the data rate. When NAKed, a transaction is retried when bus time is available. The flow control mechanism permits the construction of flexible schedules that accommodate concurrent servicing of a heterogeneous mix of stream pipes. Thus, multiple stream pipes can be serviced at different intervals and with packets of different sizes.

UART

Universal Asynchronous Receiver Transmitter: Used for serial communications via cable. UART generates signals of same timing as RS-232 used by Personal Computer’s COM ports.

Standard	Logic 0	Logic 1
UART	0V	5V
RS-232	+12V	-12V

Asynchronous communication requires clock recovery, where a known transition event in the data is used to synchronize transmitter/receiver.

Baud rate of UART: integer multiples or submultiples of 9600 Hz.

RS-232 frame:

1) Start bit (always logic 0)

2) Data bits (5, 6, 7, or 8 of them)

3) A parity bit (optional, even or odd parity)

4) A stop bit (always logic 1); may be 1, 1.5, 2 bit times in duration

The synchronization point is at the start of the frame (always a 1 to 0 transition).

• The 8 received data values are sampled 1.5BT, 2.5BT, … , 8.5BT after the synchronization point (BT = bit time).

• The stop bit is sampled 9.5BT after the synchronization point (if it is not a logic 1, this is a framing error).

Send, Receive data are buffered using Tx, Rx registers.

JTAG

JTAG: Joint Test Action Group

Boundary Scan technology has the ability to set and read values on pins without direct physical access.

Boundary Scan Register: Intercepts device’s core logic and its pins which is invisible for normal operation. In test mode these cells can be used to set/read values.

TCK: Test ClocK synchronizes the internal state machine operations

TMS: Test Mode State’ is sampled at the rising edge of TCK to determine the next state.

TDI: Test Data In represents the data shifted into the device’s test or programming logic. It is sampled at the rising edge of TCK when the internal state machine is in the correct state.

TDO: Test Data Out represents the data shifted out of the device’s test or programming logic and is valid on the falling edge of TCK when the internal state machine is in the correct state.

TRST: Test Reset is an optional pin which, when available, can reset the TAP controller’s state machine.

Instruction Register: Defines to which of the data registers signals should be passed.

Data Registers:

BSR- Boundary Scan Register: The main testing data register used to move data to and from the ‘pins’ on a device.

BYPASS Register: A single-bit register that passes information from TDI to TDO.

IDCODES Register: Contains the ID code and revision number for the device. This information allows the device to be linked to its Boundary Scan Description Language (BSDL) file.

The IEEE 1149.1 standard defines a set of instructions that must be available for a device to be considered compliant.

TAP (Test Access Port) controller: A state machine whose transitions are controlled by TMS signal. All states have two exits (for TMS=0, TMS=1). Two main paths (in the state machine) allow for setting or retrieving information from either a data register or the instruction register on the device. The data register operated on (e.g. BSR, IDCODES, BYPASS) depends on the value loaded into the instruction register.

PCI Express

One PCIe lane consists of a differential Tx pair, Rx pair. One PCIe link consists at-least one lane. An xN link denotes N lanes. Supported link widths: x1, x2, x4, x8, x16, x32.

Raw Bandwidth: 2.5Gbps/lane/direction.

During hardware initialization, each PCI Express Link is set up following a negotiation of Lane widths and frequency of operation by the two agents at each end of the Link. No firmware or operating system software is involved.

A PCIe fabric consists of point-to-point links that interconnect a set of components. Root complex at the top of the hierarchy connects CPU/memory subsystem to the I/O (End-point device, switch, PCIe-PCI bridge, etc). Each of the components is mapped in a single flat address space and can be accessed using PCI-like load/store accesses transaction semantics.

Load-store mechanism in PCI: From the CPU's perspective, PCI devices are accessible via a fairly straightforward load-store mechanism. There's flat, unified chunk of address space dedicated for PCI use, which looks to the CPU much like a flat chunk of main memory address space, the primary difference being that at each range of addresses there sits a PCI device instead of a group of memory cells containing code or data. When a PCI-enabled computer boots up, it must initialize the PCI subsystem by assigning chunks of the PCI address space to the different devices so that they'll be accessible to the CPU.

PCI Express's designers have left this load-store-based, flat memory model unchanged. So a legacy application that wants to communicate via PCIe still executes a read from or a write to a specific address. Hence PCIe is backwards-compatible with PCI, and that operating systems can boot on and use a PCIe-based system without modification.

Note: In PCI system, devices are connected to host (root) through a shared bus (parallel bus). There is an arbitration scheme that decides who gets access to the bus. In PCIe system, devices are connected to root complex by point-to-point connection (serial connection).

PCI Express uses packets to communicate information between components. The capability to route peer-to-peer transactions between hierarchy domains through a Root Complex is optional and implementation dependent. For example, an implementation may incorporate a real or virtual Switch internally within the Root Complex to enable full peer-to-peer support in a software transparent way.

1U

U is unit of measure for vertical usable space, or height of racks, cabinets. 1U is equal to 1.75 inches (44.45mm).

Example : Form-factor of 3U cPCI board is 100mm x 160mm

Form-factor of 6U cPCI board is 100mm x 233.35mm

Note: 3U as per the definition is 3 x 44.45 mm = 133.35. But 160mm is defined in the cPCI specifications.

PCI - Peripheral Component Interconnect

All signals except Reset, Interrupt are sampled at rising edge of clock.

Operation:

A bus transaction is followed by an address phase followed by one or more data phases. Address phase starts when FRAME# is asserted. For read operation TRDY#(target ready) is asserted. For write operation IRDY#(initiator ready) is asserted. Data phase completes on any clock both IRDY#, TRDY# are asserted. Wait cycles are inserted until both are asserted together.

Address, Data pins are multiplexed. C/BE# pins are multiplexed. They define bus command for address phase, byte enable for data phase. STOP# signal indicates the current target is requesting the master to stop the current transaction. LOCK# used for atomic operations. IDSEL (Initialization Device select) used as chip select for configuration read, write transactions. DEVSEL# indicates whether any device on the bus is selected. Arbitration signals (REQ#, GNT#) of bus master: request, grant access to bus provided RST# is de-asserted.

PAR – even parity signal; has same timing of address/data but delayed by one clock. PAR is driven by master for address, write data phases, and by slave for read data phases. PERR#, SERR# report data parity error, system error(address/command) respectively.

M66EN indicates 33MHz or 66MHz. ACK64# acknowledges 64 bit transfer.

Optional Signals:

INTA#, INTB#, INTC#, INTD# -- request interrupt. PRSNT indicates the motherboard presence of add-in board. CLKRUN# indicates status of CLK. PME -- asynchronous signal used to request a change is system power state. 3.3VAUX -- auxiliary power source. TCK, TDI, TDO, TMS, TRST# -- JTAG signals

OSI Reference Model

Application Layer: End user processes like file transfer, e-mail, network software services. E.g. Telnet, FTP

Presentation/Syntax Layer: Format, Encrypt data to send across network.

Session Layer: Establishes, manages and terminates connections between applications .

Transport Layer: End-to-end error recovery, flow control.

Network Layer: Switching, Routing, Addressing, internetworking, error handling, congestion control and packet sequencing.

Data Link Layer: Encoding, decoding data packets into bits.

Media Access Control Sub-layer: Data access/transmit permissions.

Logical Link Sub-layer: Frame synchronization, flow control, error checking.

Physical Layer: Conveys the bit stream (electrical, light, radio)
E.g. Ethernet, RS232, ATM

SPI Interface

The SPI-bus is a 4-wire serial communications interface used by many microprocessor peripheral chips. The Serial Peripheral Interface (SPI) circuit is a synchronous serial data link that is standard across many Motorola microprocessors and other peripheral chips. It provides support for a low/medium bandwidth (1 megabaud) network connection amongst CPUs and other devices supporting the SPI.

SPI bus is basically a relatively simple synchronous serial interface for connecting low speed external devices using quite minimal number of wires. SPI (serial peripheral interface) is an interface standard defined by Motorola on the MC68HCxx line of microcontrollers. A synchronous clock shifts serial data into and out of the microcontrollers in blocks of 8 bits. SPI - Serial Peripheral Interface. SPI is used frequently in handheld and other mobile platform systems.

SPI bus is a master/slave interface. Whenever two devices communicate, one is referred to as the "master" and the other as the "slave" device. The master drives the serial clock. When using SPI, data is simultaneously transmitted and received, making it a full-duplexed protocol.

Motorola's names for the signals are as follows: SCLK for serial clock, which is always driven by the master: MISO is master-in slave-out data: MOSI is master-out slave-in data. In a typical application, connect the microcontroller's SCLK to the converter's SCLK input, connect the MISO to the converter's DOUT pin, and connect the MOSI pin to the converter's DIN pin. Serial protocols such as SPI, a chip-select input is required to enable the IC. Using this chip-select signal it is possible to connect many ICs to same SPI bus in parallel. If there is a chip-select (CS) signal in use, it can be driven by a spare microcontroller general-purpose output. Every IC connected to bus needs it's own chip-select signal line. Thus, when 10 devices are on the bus, 10 chip-select lines, in addition to the shared clock and data lines, are needed to select the appropriate device.

The SPI interface is based on a 8 bit shift register. The shift clock (SCK) is provided by the master device. SCK is a gated clock and is only generated during shifting. SCK stays idle between transfers. Transmitting and receiving occurs simultaneously: While the master shifts out it's transmit data, data from the slave is shifted in. As a result, the master must always send data in order to generate clocks, even if only data reception is required. The following diagram shows a basic interface and a sample data transfer: Data on SDO is shifted out with the falling SCK edge; data on SDI is sampled on the rising SCK edge. The SCK idle polarity is 'High'.

Einstein's Quote

Make one like this one here

http://www.hetemeel.com/einsteinform.php

Eye Diagram

By super-imposing the transition patterns of a signal for 011, 001, 100, 110,
we get an Eye-Diagram. This is used to study Jitter, Voltage swing and Transition time.
The above diagram shows perfect one, practical one respectively.

Harmonics

Legend: Signal

Dark red : Square wave of amplitude 1

Light red: sin wt

Blue : (1/3)sin 3wt Third Harmonic

Green : (1/5)sin 5wt Fifth Harmonic

Transmission Lines

Transverse Electromagnetic Waves: Propagation of energy in a transmission line takes place such that electric and magnetic fields transverse to one another and also to direction of propagation. The resultant wave is termed as TEM wave.

Consider a small section n of a parallel wire.
Length of this line is dx.
Voltage at input is V, at the other end is V+dV; Similarly current is I, I+dI.
Assume Primary Line Constants of the line are R,L,G and C
Note: w= 2.pi.f

For small dx, dI is zero.
Potential drop across the line is V – (V+dV) = R.dx.I + jwL.dx.I
 -V’ = I(R+jwL) ….. eq.1
Note: V’ = (d/dx)V

In a similar method, assuming dV is zero,
 -I’ = V(G+iwC) ….. eq.2

Differentiate eq.1,2
V”= V(R+jwL)(G+jwC) ….. eq.3
I” = I(R+jwL)(G+jwC) …..eq.4

Let (gamma)^2 = (R+jwL)(G+jwC)
Gamma = (alpha) + j(beta)

alpha is attenuation constant
beta is phase constant
gamma is propagation constant

Now eq.3,4 becomes
V” = V. (gamma)^2
I” = I. (gamma)^2

Solving the above equations,
V=A.exp(-gamma.x) + B.exp(gamma.x) …..eq.5
I= C.exp(-gamma.x) + D.exp(gamma.x) …..eq.6
Note: exp(x) = e^x

The first terms in eq.5,6 are called incident component(magnitude of V or I decreases from source towards load, whereas the second terms are called reflected component(magnitude of V or I decreases form load towards source)

Hypothetical infinite line: Voltage at distant end approaches zero(i.e no reflected component)

At x=0, V=Vs
Substitute in eq.5, Vs=A+B
At x=infinity, V=0
 B=0, V= Vs.exp(-gamma.x)
V’=-gamma.Vs.exp(-gamma.x)=-(R+jwL)I
Simplifying,
I=(Vs.exp(-gamma.x))/Z0
Where Z0=[(R+jwL)/(G+jwC)]^(1/2)

Z0 the input impedance of such infinite line is commonly referred to as Characteristic Impedance of the line. Z0 and propagation constant are termed as secondary constants (or coefficients) of the line


Line Terminated in a Load Impedance Zr:
At a distance x from the source, voltage and current are Vx, Ix.
-V’=(R+jwL).Ix
Substitute the above after differentiating eq.5,6 and then simplifying,
Voltage, current at source are Vs=A+B, Is=(A-B)/Z0
Vx=Vs.cosh(gamma.x)-Is.Z0.sinh(gamma.x) …..eq.7
Ix=Is.cosh(gamma.x)-(Vs/Z0)sinh(gamma.x) …..eq.8

For load impedance Zr, length of transmission line is l.
Ix=Ir, Vx=Vr such that Vr=Ir.Zr

Substitute the above in eq.7,8, and solve for Vs/Is
Input Impedance Zin = Vs/Is = Z0.N/D
Where N = Zr.cosh(gamma.l) + Z0.sinh(gamma.l)
D= Z0.cosh(gamma.l) + Zr.sinh(gamma.l)

Line Terminated in Load Impedance Z0:
Zr=Z0 in N,D
 Zin=Z0

A line terminated in its characteristic impedance has input impedance equal to Z0. In such a line, there is no reflected component and at any point x distant from the signal source, the voltage and current are same as that for infinite length transmission line.

Low frequency transmission line:
R is very bigger than wL
G is very lesser than wC
Z0 = (R/jwC)^(1/2)

High frequency line:
R is very lesser than wL
G is very lesser than wC
Z0 = (L/C)^(1/2)

Cross Talk

Cross Talk: Interference between signal lines
Z0=[(R+jwL)/(G+jwC)]^(1/2)
At high frequencies, capacitive reactance increases, it leads to reduced Z0
As the length of transmission line increases, it leads to increased inductive reactance, consequently reduced Z0.
If the line impedance is low, the series impedance as seen by the induced voltage is low, allowing large induced currents to flow. Thus crosstalk is generated from both capacitive and inductive coupling between signal lines

Differential/Balanced transmission

A pair of signal lines(true and inverted) is essential for each channel (there is additional ground return path). Noise is coupled to both wires of the pair, hence rejected by common mode rejection capability of differential amplifier.
Ground noise is also rejected by common mode rejection capability.

Voltage levels for various bus standards

Signal type	Standard	VCC	VOH	VIH	Vt	VIL	VOL
Single Ended	5V CMOS	4.5-5.5	VCC-0.2	0.7 VCC	2.5	0.3 VCC	0.5
	2.5V CMOS	2.3-2.7	VCC-0.2	0.7 VCC	1.25	0.2 VCC	0.2
	3.3V CMOS LVTTL	3.0-3.6	2.4	2.0	1.5	0.8	0.4
	5V TTL	4.5-5.5	2.4	2.0	1.5	0.8	0.4
	ETL	4.5-5.5	2.4	1.6	1.5	1.4	0.6
	GTL		1.2	0.85	0.8	0.75	0.4
	GTLP		1.5	1.05	1	0.95	0.55
	TIA/EIA-232-F RS-232		5	3	0	-3	-5
Differential	Standard	VDD	VOH	VIH	Vdiff	VIL	VOL
	SSTL_3 Class I	3.3	2.1	1.9	0.4	1.1	0.9
	SSTL-3 Class II	3.3	2.3	1.9	0.4	1.1	0.7
	SSTL_2 Class I	2.5	1.82	1.7	0.35	0.8	0.68
	SSTL_2 Class II	2.5	2.01	1.7	0.35	0.8	0.49
	USB	4.5-5.5 3.0-3.6		2.0	0.2	1.3
	T1A/E1A -644 RS-644 LVDS	2.4	1.32	1.25	Vt=1.2	1.15	1.07

Single-ended transmission

Single-ended transmission is performed on one signal line, and the logical state is interpreted with respect to ground. Twisted pair cable recommended for distance more than 1 metre. E.g. EIA232
The poor noise immunity limits the distance and speed of reliable operation.

Calculation of Characteristic Impedance for given IO standard

Consider 3.3V CMOS, that provides drive capability of 24mA
Max value of VCC is 3.6V.
VOH is 2.4V.
Maximum allowed drop in the transmission line for proper operation is
VCCmax – VOH = 1.2V.
 Maximum allowed impedance of the line is 1.2/0.024 = 50 ohms

Data Transmission Topologies

Point-to-point: One transmitter, one receiver per line
Multi-drop: One transmitter, many receivers per line
Multi-point: Many transceivers per line

DDR2 SDRAM differential strobe

When DQS# is disabled (bit E10=1), the data strobe operates in single ended mode similar to DDR SDRAM

VME protocol

The master puts address onto the bus, delays a minimum of 35ns, and then asserts address strobe. All slave cards on the bus monitor the addresses. Each slave is set up to decode a unique address. For a write operation, the master asserts one or both of its data strobes. The assertion of data strobe tells the slave that data is valid on the bus and can be strobed into memory. The slave then asserts data acknowledge to signal that the data has been captured.

SDRAM Calculation of capacity

Calculate the number of addressable locations (don’t think of bit/byte/word for now)
Number of address lines: 11 (A0-A10)
Number of banks : 2 (BA0-BA1)
Max number of rows = 11 (i.e., no. of address lines)
Max number of columns = 11 (i.e., no. of address lines)
Total locations in a bank = 211 x 211
Total locations in the chip = (No. of banks) x (Total locations in a bank)
= 22 x 211 x 211
= 224
Organization: x4, x8, x16
Look for the min possible organization, i.e. x4
Max capacity of the chip is 224 x4 = 226 bits

Characteristic Impedance of Micro-strip line

Z0=[L/C]^(1/2)= 377(h/w)[Er^{-1/2)]
Er=Relative permittivity of the dielectric material
h = thickness of dielectric
w = trace width

Gmail Trick

When you give your email address to a website, you hope that they don't sell or trade your address to a bunch of spammers. Well if they do, here is a simple way to see what sites are responsible for what particular piece of email. This requires you have a Gmail account.

If your Gmail login name was username@gmail.com and you went to samplesite.com to fill out a registration form, instead of just entering username@gmail.com as your email, enter it as username+samplesitecom@gmail.com instead. When Gmail sees a "+" in an email address, it uses all the characters to the left of the plus sign to know who to send it to. In this example it would still send it to username@gmail.com.

Now whats cool is if you search Gmail for username+samplesitecom, you will see all massages that were sent to that email address.

To see who is responsible for sending a specific message click the Show Details link and you will see the complete address.

Heart Attack

Let's say it's 6.15p m and you're going home (alone of

course), after an unusually hard day on the job.

You're really tired, upset and frustrated.

Suddenly you start experiencing severe pain in your

chest that starts to adiate out into your arm and up

into your jaw. You are only about five miles from the

hospital nearest your home. Unfortunately you don't

know if you'll be able to make it that far. You have

been trained in CPR, but the guy that taught the

course did not tell you how to perform it on yourself.

HOW TO SURVIVE A HEART ATTACK WHEN ALONE

Since many people are alone when they suffer a heart

attack, without help,the person whose heart is beating

improperly and who begins to feel faint, has only

about 10 seconds left before losing consciousness.

However,these victims can help themselves by coughing

repeatedly and very vigorously. A deep breath should

be taken before each cough, and the cough must be deep

and prolonged, as when producing sputum from deep

inside the chest.

A breath and a cough must be repeated about every two

seconds without let-up until help arrives, or until

the heart is felt to be beating normally again.

Deep breaths get oxygen into the lungs and coughing

movements squeeze the heart and keep the blood

circulating. The squeezing pressure on the heart also

helps it regain normal rhythm. In this way, heart

attack victims can get to a hospital. Tell as many

other people as possible about this. It could save

their lives!!Let's say it's 6.15p m and you're going home (alone of

course), after an unusually hard day on the job.

You're really tired, upset and frustrated.

Suddenly you start experiencing severe pain in your

chest that starts to adiate out into your arm and up

into your jaw. You are only about five miles from the

hospital nearest your home. Unfortunately you don't

know if you'll be able to make it that far. You have

been trained in CPR, but the guy that taught the

course did not tell you how to perform it on yourself.

HOW TO SURVIVE A HEART ATTACK WHEN ALONE

Since many people are alone when they suffer a heart

attack, without help,the person whose heart is beating

improperly and who begins to feel faint, has only

about 10 seconds left before losing consciousness.

However,these victims can help themselves by coughing

repeatedly and very vigorously. A deep breath should

be taken before each cough, and the cough must be deep

and prolonged, as when producing sputum from deep

inside the chest.

A breath and a cough must be repeated about every two

seconds without let-up until help arrives, or until

the heart is felt to be beating normally again.

Deep breaths get oxygen into the lungs and coughing

movements squeeze the heart and keep the blood

circulating. The squeezing pressure on the heart also

helps it regain normal rhythm. In this way, heart

attack victims can get to a hospital. Tell as many

other people as possible about this. It could save

their lives!!

Technorati Profile

View my Technorati Profile

Eye care – 20-20-20

During a recent visit to an optician, one of my friends was told of an
exercise for the eyes by a specialist doctor in the US that he termed as
20-20-20." It is apt for all of us, who spend long hours at our desks,
looking at the computer screen. I Thought I'd share it with you.
20-20-20
Step I:
After every 20 minutes of looking into the computer screen, turn your
head and try to look at any object placed at least 20 feet away. This
changes the focal length of your eyes, a must-do for the tired eyes.
Step II:
Try and blink your eyes for 20 times in succession, to moisten them.
Step III:
Time permitting of course, one should walk 20 paces after every 20
minutes of sitting in one particular posture. Helps blood circulation
for the entire body. Circulate among your friends if you care for them
and their eyes. They say that your eyes r mirror of your soul, so do
take care of them, they are priceless................

SDRAM page size

Page size refers to the minimum number of column locations that are on any row and
are accessed with a single ACTIVATE command. This is equal to the number of column
locations times the number of DQ on the device.

Page size = (2^col)*bus_width
where,
col = number of column address lines
bus_width = number of data(DQ) lines

Reflections on a transmission line

On a long straight line, waves can travel in both directions. Consider a
mechanical transmission line suspended vertically and hung from the
ceiling. Reflections is seen by setting off a pulse from the bottom of
the line. After a time equal to twice the transit time, the pulse
reflects from the ceiling and returns to your hand. This takes a few
seconds. The pulse has been reflected at the top because the line is
anchored there at zero displacement for all time. In an electronic
transmission line, this is equivalent to holding the voltage at zero for
all time by using a short circuit across the line. If you look at the
direction of displacement in the pulse, it reverses on reflection. Thus,
a wave of displacement to the right is returned as a wave of
displacement to the left. In an electronic transmission line, a square
pulse of 1 volt amplitude is returned as a square pulse of -1 volt
amplitude.

Relative Dielectric Constants

Material	Er
Air	1.0
PTFE/glass 2800	2.2
Rogers RO	2.9
CE/goreply	3.0
BT/goreply	3.3
GETEK	3.5
CE/glass	3.7
Silicon dioxide	3.9
BT/glass	4.0
Polymide/glass	4.1
FR-4/glass	4.1
Glass cloth	6.0
Alumina	9.0

I2S bus

I2S = Inter IC Sound

*Serial bus designed for digital audio devices
*Developed by Philips
*Typical clock 2.5 MHz, Maximum clock speed 3.125 MHz

Signals
SCK: Continuous Serial Clock
WS : Word Select
SD : Serial Data
Device generating SCK, WS is the master

TTL logic levels
VOL < 0.4V
VOH > 2.4V
VIL = 0.8V
VIH = 2.0V
IIL = -15mA
IIH = 0.04mA

Operation: Serial data is transmitted in two's complement with the MSB first (one clock period after the WS changes).
Transmitter and Receiver may have different word lengths(Word length adjustable upto 28 bits).
If receiver is sent more bits than its word length, bits after its LSB are ignored. If receiver is sent fewer bits than its word length, missing bits are set to zero internally.
Transmitter essentially consists a parallel to serial shift register.
SCK defines the data rate. SD is the serial data out from the shift register.
WS: The number of clock cycles it is asserted, defines the transmitter word length.
Receiver essentially consists a serial to parallel converter.
A counter is used at the receiver to count the number of cycles WS is asserted
to find the transmitted word length.