SystemVerilog, UVM, Preprocessors, Code Generators
When DQS# is disabled (bit E10=1), the data strobe operates in single ended mode similar to DDR SDRAM
Post a Comment
No comments:
Post a Comment